Taraate, Vaibbhav. <br/><br/>
Digital Logic Design Using Verilog  Coding and RTL Synthesis  /  [electronic resource] : 
by Vaibbhav Taraate. 
 - 2nd ed. 2022. 
 - 1 online resource 
<br/><br/>Introduction -- Combinational Logic Design (Part I) -- Combinational Logic Design (Part II) -- Combinational Design Guidelines -- Sequential Logic Design -- Sequential Design Guidelines -- Complex Designs using Verilog RTL -- Finite State Machines -- Simulation Concepts and PLD Based Designs -- RTL Synthesis -- Static Timing Analysis (STA) -- Constraining Design -- Multiple Clock Domain Designs -- Low Power Design -- RTL Design for SOCs. 
<br/><br/> This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists. . 
<br/><br/><label>ISBN: </label>9789811631993 
<br/><br/><label>Standard No.: </label>10.1007/978-981-16-3199-3  doi 
<br/><br/><label>Subjects--Topical Terms: </label><br/>Electronic circuits.<br/>Electronics.<br/>Logic design.<br/>Electronic Circuits and Systems.<br/>Electronics and Microelectronics, Instrumentation.<br/>Logic Design.
<br/><br/><label>Subjects--Index Terms: </label>Logic design -- Data processing Verilog (Computer hardware description language) 
<br/><br/><label>LC Class. No.: </label>TK7868.L6